PART = xc3s500e-4-fg320
DESIGN_NAME = base
# include the rules to build the Xilinx configuration bitstream, etc.
include ../xilinx_rules.mk

